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(57) 	 ABSTRACT 
Systems and methods are described for arbitrating access of a 
communication bus. In one embodiment, a method includes 
performing steps on one or more processors. The steps 
include: receiving an access request from a device of the 
communication bus; evaluating a bus schedule to determine 
an importance of the device based on the access request; and 
selectively granting access of the communication bus to the 
device based on the importance of the device. 
11 Claims, 4 Drawing Sheets 
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device based on the access request; and selectively granting 
access of the communication bus to the device based on the 
importance of the device. 
Other embodiments, features and details are set forth in 
5 additional detail below. 
This invention was made with U.S. Government support 
under Contract No NNJT06TA25C awarded by NASA 
Johnson Space Center The government has certain rights in 
this invention. 
TECHNICAL FIELD 
The present disclosure generally relates to data transmis-
sion, and more particularly relates to methods and systems for 
managing the transmission of data over a communications 
network based on data importance. 
BACKGROUND 
When used in a real-time system that requires a high level 
of determinism, the variability of traffic timing on a periph-
eral component interconnect (PCI) bus can cause transmis-
sion issues. For example, data from devices that have high 
importance may not be able to make it on the bus if data from 
lower importance devices have been granted access. This is a 
result of using the standard PCI arbiter which relies on a 
simple fairness algorithm that has no knowledge of data or 
device importance or higher level system timing issues. 
As a result, it is desirable to provide methods and systems 
for monitoring and transmitting data according scheduling 
methods and systems that take into account importance of 
data or devices. Other desirable features and characteristics 
will become apparent from the subsequent detailed descrip-
tion and the appended claims, taken in conjunction with the 
accompanying drawings and this background of the inven-
tion. 
BRIEF SUMMARY 
According to various exemplary embodiments, systems 
and methods are described for arbitrating access of a commu-
nication bus. In one embodiment, a method includes perform-
ing steps on one or more processors. The steps include: 
receiving an access request from a device of the communica-
tion bus; evaluating a bus schedule to determine an impor-
tance of the device based on the access request; and selec-
tively granting access of the communication bus to the device 
based on the importance of the device. 
In another exemplary embodiment, a system includes a 
first module that receives an access request from a device of 
the communication bus and that evaluates a bus schedule to 
determine an importance of the device based on the access 
request. A second module selectively grants access of the 
communication bus to the device based on the importance of 
the device. 
In still another exemplary embodiment, a computer pro-
gram product is provided for arbitrating access of a commu-
nication bus. The computer program product includes a tan-
gible storage medium readable by a processing circuit and 
storing instructions for execution by the processing circuit for 
performing a method. The method includes performing steps 
on one or more processors. The steps include: receiving an 
access request from a device of the communication bus; 
evaluating a bus schedule to determine an importance of the 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention will hereinafter be described in con-
lo junction with the following figures, wherein like numerals 
denote like elements, and 
FIG.1 is a functional block diagram illustrating a network 
that includes scheduling methods and systems in accordance 
with exemplary embodiments; 
15 	 FIG. 2 is an illustration of a bus schedule of the scheduling 
methods and systems in accordance with exemplary embodi-
ments; 
FIG. 3 is a dataflow diagram illustrating a scheduling mod-
ule in accordance with exemplary embodiments; and 
20 	 FIG. 4 is a flowchart illustrating a scheduling method in 
accordance with exemplary embodiments. 
DETAILED DESCRIPTION 
25 	 The following detailed description of the invention is 
merely example in nature and is not intended to limit the 
invention or the application and uses of the invention. Fur-
thermore, there is no intention to be bound by any theory 
presented in the preceding background or the following 
so detailed description. As used herein, the term "module" refers 
to any hardware, software, firmware, electronic control com-
ponent, processing logic, and/or processor device, individu-
ally or in any combination, including, without limitation: an 
application specific integrated circuit (ASIC), an electronic 
35 circuit, a processor (shared, dedicated, or group) and memory 
that executes one or more software or firmware programs, a 
combinational logic circuit, and/or other suitable components 
that provide the described functionality. 
Turning now to the figures and with initial reference to 
4o FIG. 1, an exemplary network 10 for providing communica-
tions between one or more devices 12a-12n is shown to 
include a scheduling system in accordance with various 
embodiments. Although the figures shown herein depict an 
example with certain arrangements of elements, additional 
45 intervening elements, devices, features, or components may 
be present in actual embodiments. It should also be under-
stood that FIG. 1 is merely illustrative and may not be drawn 
to scale. 
Each device 12a-12n of the exemplary network 10 may be 
5o a fixed device or a mobile device that communicates data 
according to one or more networking protocols. In various 
embodiments, the devices 12a-12n of the network include 
navigation devices, aircraft component control devices, and/ 
or any other devices of an aircraft 16. As can be appreciated, 
55 the scheduling methods and systems of the present disclosure 
may be applicable to various devices of various systems and 
is not limited to the present example. The data is communi-
cated from one device 12a-12n to another device 12a-12n 
through a communication bus 18. The communication bus 18 
60 can be a parallel or a serial communication bus that is wired, 
wireless, or a combination thereof. 
At least one of the devices 12a-12n, for example device 
12a, includes a scheduling module 20 in accordance with 
exemplary embodiments. As can be appreciated, the sched- 
65 uling module 20 may also be implemented on all of the 
devices 12a-12n or a group of the devices 12a-12n and is not 
limited to the present example. The scheduling module 20 
US 8,954,643 B2 
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includes a bus schedule 22 (FIG. 2). The scheduling module 	 current time slot 38 according to other methods and is not 
20 grants access to the communication bus 18 for the various 	 limited to the present example. 
devices 12a-12n based on the bus schedule 22 (FIG. 2). The 	 Oncethe access requestmodule 30 retrieves the access data 
bus schedule 22 stores data indicating an importance of the 	 40, the access request module 30 evaluates the status indica- 
devices 12a-12n and/or the data from the devices 12a-12n. 5 tors 26a-26n to determine if the particular device has access 
In various embodiments, as shown in FIG. 2, the bus sched- 	 to that time slot of the communication bus 18. For example, 
ule 22 includes one or more data elements 24a-24n associated 	 the access request module 30 evaluates the status indicator 
with one or more time slots of the communication bus 18. 	 26a-26n (e.g., the bit or other number of bits/bytes) associ- 
Each data element 24a-24n stores status indicators (e.g., one 	 ated with the device 12a-12n to see if it is set to one (or other 
bit, or other number of bits/bytes) 26a-26n. The status indi- io value indicating TRUE). If the status indicator 26a-26n is set 
cators 26a-26n are associated with a device 12a-12n on the 	 to one, then an access status 42 is set to indicate that access is 
communication bus 18 and are set to indicate whether the 	 granted for the particular device 12a-12n. If, however, the 
device 12-12n may have access to the communication bus at 	 status indicator 26a-26n is set to zero, then the access status 
that time slot. Thus, devices 12a-12n with higher importance 	 42 is set to indicate that access is not granted for the particular 
may have access to the communication bus 18 for all of the 15 device 12a-12n. 
time slots while devices with lower importance may only 	 The access control module 32 receives as input the access 
have access to the communication bus 18 for a subset of time 	 status 42. Based on the access status 42, the access control 
slots. 	 module 32 generates access signals 44 to permit or deny the 
Before granting access to the communication bus 18, the 	 device 12a-12n access to the communication bus 18 (FIG. 1). 
scheduling module 20 checks the status indicator 26a-26n of 20 For example, if the access status 42 indicates that the device 
the data element 24a-24n for the particular time slot to see if 
	
12a-12n does not have access to the time slot, no access 
the device 12a-12n is permitted to use the communication bus 	 signals 44 are generated. If, however, the access status 42 
18 for transmission. If the status indicator 26a-26n indicates 	 indicates that the device 12a-12n does have access to the time 
that the device 12a-12n may have access to the communica- 	 slot, the access signals 44 are generated to permit the trans- 
tion bus 18 at the particular time slot, the scheduling module 25 mission of data in the current time slot on the communication 
20 grants the device 12a-12n access to the communication 	 bus 18 (FIG. 1). 
bus 18. 	 Referring now to FIG. 4, and with continued reference to 
Referring now to FIG. 3, a dataflow diagram illustrates 	 FIGS. 1-3, a flowchart illustrates a scheduling method that 
various embodiments of the scheduling module 20. Various 	 can be performed by the scheduling module of FIG. 1 in 
embodiments of scheduling modules 20 according to the 3o accordance with the present disclosure. As can be appreciated 
present disclosure may include any number of sub-modules 	 in light of the disclosure, the order of operation within the 
embedded within the scheduling module 20. As can be appre- 	 methods is not limited to the sequential execution as illus- 
ciated, the sub-modules shown in FIG. 3 may be combined 	 trated in FIG. 4, but may be performed in one or more varying 
and/or further partitioned to similarly arbitrate access to the 	 orders as applicable and in accordance with the present dis- 
communication bus. Inputs to the scheduling module 20 may 35 closure. 
be received from other modules (not shown) of other devices 	 As can be appreciated, the scheduling method may be 
12a-12n (FIG. 1), and/or determined/modeled by other sub- 	 scheduled to run based on predetermined events, and/or can 
modules (not shown) within the scheduling module 20. In 	 run continually at predetermined intervals during operation 
various embodiments, the scheduling module 20 includes an 	 of the device 12a or the communication bus 18. 
access request module 30, an access control module 32, and a 40 	 The method may begin at 100. The current time slot 38 is 
schedule datastore 34. 	 incremented (e.g., as discussed above) at 110. It is determined 
The schedule datastore 34 stores the bus schedule 22 (FIG. 	 whether an access request 36 is received at 120. If an access 
2). As can be appreciated, the bus schedule 22 (FIG. 2) can be 	 request 36 is received at 120, the access data 40 for the current 
preconfigured and stored in the schedule datastore 34, and/or 	 time slot 38 is retrieved from the bus schedule 22 stored in the 
can be configurable based on devices 12a-12n (FIG. 1) that 45 schedule datastore 34 at 130 and is evaluated at 140. If the 
may be added to or removed from the communication bus 18 	 access data 40 indicates that the device 12a-12n has access to 
(FIG. 1). 	 that time slot (e.g., the bit associated with that device is one or 
The access request module 30 receives as input access 	 TRUE) at 140, then access is granted to the device and access 
requests 36. The access requests 36 indicate a device's intent 	 signals 44 are generated at 150. Thereafter, the method may 
to utilize the communication bus 18 (FIG. 1) for transmission 50 end at 160. 
of data. When an access request 36 is received, the access 	 If, however, the access data 40 indicates that the device 
request module 30 retrieves access data 40 that includes the 	 12a-12n does not have access to that time slot at 140, access 
status indicators 26a-26n (FIG. 2) from the bus schedule 22 	 is denied at 170 and the current time slot 38 is incremented 
(FIG. 1) that is stored in the schedule datastore 34. The access 	 (e.g., as discussed above) at 180. Thereafter, the access data 
request module 30 retrieves the access data 40 based on a 55 40 for the next time slot is retrieved from the bus schedule 22 
current time slot 38 of the communication bus 18 (FIG. 1). 	 stored in the schedule datastore 34 at 130 and is evaluated at 
In various embodiments, the access request module 30 
	
140. This loop continues until the access data 40 indicates that 
manages the currenttime slot 38 ofthe communication bus 18 	 the device 12a-12n has access to the time slot at 140. There- 
(FIG. 1). For example, the access request module 30 initial- 	 after, the method may end at 160. 
izes the current time slot 38 to a predetermined number (e.g., 60 	 Althoughthe exemplary methodis discussed with regard to 
zero). Thereafter, the access request module 30 increments 	 a single access request being received and evaluated, it is 
the current time slot 38 after predetermined intervals of time 	 appreciated that in various embodiments, multiple access 
pass (e.g., every xmilliseconds). Once the current time slot 38 	 requests may be received and processed substantially simul- 
reaches a predetermined maximum (e.g., equal to one minus 	 taneously for each time slot. In various embodiments, if more 
the number of time slots in the schedule), the access request 65 than one request is received and each of the requests is 
module 30 resets the current time slot 38 to zero. As can be 	 enabled for the current time slot, various methods may be 
appreciated, the access request module 30 may manage the 	 performed to determine which request is granted access. The 
US 8,954,643 B2 
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methods may include, but are not limited to, priority based on 
FIG. 2 (e.g., left to right or right to left), traditional fairness 
methods, methods evaluating the amount of data to transfer, 
etc. 
As can be appreciated, one or more aspects of the present 
disclosure can be included in an article of manufacture (e.g., 
one or more computer program products) having, for 
instance, computer usable media. The media has embodied 
therein, for instance, computer readable program code means 
for providing and facilitating the capabilities of the present 
disclosure. The article of manufacture can be included as a 
part of a computer system or provided separately. 
Additionally, at least one program storage device readable 
by a machine, tangibly embodying at least one program of 
instructions executable by the machine to perform the capa-
bilities of the present disclosure can be provided. 
While at least one example embodiment has been pre-
sented in the foregoing detailed description of the invention, 
it should be appreciated that a vast number of equivalent 
variations exist. It should also be appreciated that the embodi-
ments described above are only examples, and are not 
intended to limit the scope, applicability, or configuration of 
the invention in any way. Rather, the foregoing detailed 
description will provide those skilled in the art with a conve-
nient road map for implementing various examples of the 
invention. It should be understood that various changes may 
be made in the function and arrangement of elements 
described in an example embodiment without departing from 
the scope of the invention as set forth in the appended claims 
and their legal equivalents. 
What is claimed is: 
1. A method of arbitrating access of peripheral devices on 
a peripheral component interconnect (PCI) bus, comprising: 
performing on one or more processors, 
storing a plurality of time slots for each peripheral 
device of the peripheral devices on the PCI bus in a 
bus schedule; 
setting a status indicator for each time slot of each 
peripheral device of the peripheral devices on the PCI 
bus in the bus schedule; 
receiving an access request from a peripheral device of 
the PCI bus; 
determining a current time slot; 
evaluating the status indicator stored in the time slot 
associated with the current time slot of the bus sched-
ule to determine an importance of the peripheral 
device; and 
selectively granting access of the PCI bus to the periph-
eral device based on the importance of the peripheral 
device, wherein the status indicators are single bit 
status indicators and are associated with peripheral 
devices on the PCI bus. 
2. The method of claim 1 wherein the determining the 
current time slot is based on a predetermined time interval. 
3. The method of claim 1 wherein the importance of the 
peripheral device is based on whether the peripheral device is 
permitted to transmit data during a time slot of the PCI bus. 
4. The method of claim 1 wherein the granting access to the 
PCI bus comprises generating access signals to permit trans-
mission of data by the peripheral device on the PCI bus. 
5. A system for arbitrating access of peripheral devices on 
a peripheral component interconnect (PCI) bus, comprising: 
6 
• datastore that stores a plurality of time slots for each 
peripheral device of the peripheral devices on the PCI 
bus in a bus schedule, and that stores a status indicator 
for eachtime slot of eachperipheral device of theperiph- 
5 	 eral devices on the PCI bus in the bus schedule; 
• first module that receives an access request from a periph-
eral device of the communication bus, that determines a 
current time slot, and that evaluates the status indicator 
stored in the time slot associated with the current time 
10 	
slot of the bus schedule to determine an importance of 
the peripheral device based on the access request; and 
• second module that selectively grants access of the PCI 
bus to the peripheral device based on the importance of 
15 the peripheral device, wherein the status indicators are 
single bit status indicators and are associated with 
peripheral devices on the PCI bus. 
6. The system of claim 5 wherein the first module deter-
mines the current time slot based on a predetermined time 
20 interval. 
7. The system of claim 5 wherein the importance of the 
peripheral device is based on whether the device is permitted 
to transmit data during a time slot of the PCI bus. 
25 8. The system of claim 5 wherein the second module grants 
access to the PCI bus by generating access signals to permit 
transmission of data by the peripheral device on the PCI bus. 
9. A computer program product for arbitrating access of 
peripheral devices on a peripheral component interconnect 
30 (PCI) bus, comprising: 
a tangible storage medium readable by a processing circuit 
and storing instructions for execution by the processing 
circuit for performing a method comprising: 
35 	 storing a plurality of time slots for each peripheral device 
of the peripheral devices on the PCI bus in a bus sched-
ule; 
setting a status indicator for each time slot of each periph-
eral device of the peripheral devices on the PCI bus in the 
40 	 bus schedule; 
receiving an access request from a peripheral device of the 
PCI bus; 
determining a current time slot; 
45 	 evaluating the status indicator stored in the time slot asso- 
ciated with the current time slot of the bus schedule to 
determine an importance of the peripheral device; and 
selectively granting access of the PCI bus to the peripheral 
device based on the importance of the peripheral device, 
50 wherein the-status indicators are single bit status indi-
cators that are associated with peripheral devices on the 
PCI bus. 
10. The computer program product of claim 9 wherein the 
importance of the peripheral device is based on whether the 
55 device is permitted to transmit data during a time slot of the 
PCI bus. 
11. The computer program product of claim 9 wherein the 
granting access to the PCI bus comprises generating access 
60 signals to permit transmission of data bythe peripheral device 
on the PCI bus. 
